Presentation: Adopting Memory-Safety and Fine-Grained Compartmentalisation with CHERI
Automated news aggregation. Headlines and summaries are gathered from public feeds; see our editorial standards for sourcing, corrections, and AI-assist disclosure.
David Chisnall discusses how the CHERI hardware architecture redefines pointer safety to solve isolation and sharing challenges. He explains how CHERI enables spatial and temporal memory safety for C/C++, scales down to microcontrollers with CHERIoT, and replaces costly OS-level RPC mechanisms with lightweight, auditable compartmentalization - all without requiring massive codebase rewrites. By David Chisnall
Key takeaways
- 01David Chisnall discusses how the CHERI hardware architecture redefines pointer safety to solve isolation and sharing challenges.
- 02He explains how CHERI enables spatial and temporal memory safety for C/C++, scales down to microcontrollers with CHERIoT, and replaces costly OS-level RPC mechanisms with lightweight, auditable compartmentalization - all without requiring massive codebase rewrites.
About this story
This story was aggregated from InfoQ. Headlines, summaries, and links are gathered automatically from public RSS feeds for your convenience.
Read the full story →For agents:JSON recordOpenAPIWebMCPllms.txt